Name
Title | ||
|---|---|---|
Some Aspects of an Evolvable Hardware Approach for Multiple-Valued Combinational Circuit Design |
Abstract | ||
|---|---|---|
In this paper a gate-level evolvable hardware technique for designing multiple-valued (MV) combinational circuits is proposed for the first time. In comparison with the decomposition techniques used for synthesis of combinational circuits previously employed, this new approach is easily adapted for the different types of MV gates associated with operations corresponding to different algebra types and can include other more complex logical expressions (e.g. single- control MV multiplexer called T-gate). The technique is based on evolving the functionality and connectivity of a rectangular array of logic cells. The experimental results show how the success of genetic algorithm depends on the number of columns, the number of rows in circuit structure and levels-back parameter (the number of columns to the left of current cell to which cell input may be connected). We show that the choice of the set of MV gates used radically affects the chances of successful evolution (in terms of number of 100% functional solutions found). |
Year | DOI | Venue |
|---|---|---|
1998 | 10.1007/BFb0057609 | ICES |
Keywords | Field | DocType |
multiple-valued combinational circuit design,evolvable hardware approach,genetic algorithm,combinational circuit | Row,Logic gate,Expression (mathematics),Computer science,Field-programmable gate array,Arithmetic,Algorithm,Evolvable hardware,Multiplexer,Combinational logic,Genetic algorithm,Distributed computing | Conference |
Volume | ISSN | ISBN |
1478 | 0302-9743 | 3-540-64954-9 |
Citations | PageRank | References |
9 | 1.34 | 7 |
Authors | ||
3 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Tatiana Kalganova | 1 | 195 | 15.96 |
| Julian F. Miller | 2 | 2011 | 228.72 |
| T C Fogarty | 3 | 1147 | 152.53 |