Name
Abstract | ||
|---|---|---|
Our poster introduces an innovative RLS Lattice filter implementation for FPGAs. The signal processing applications typically require wide numeric range, and that poses a problem when using an FPGA implementation. Our approach is based on arithmetic using logarithmic numeric representation (LNS). The test application - an adaptive noise canceller - has been optimized for the Xilinx Virtex devices. It consumes roughly 70% of all logic resources of the XCV800 device and all block memory cells. The filter orders up to 252 at 7 kHz sampling frequency have been achieved using the 19-bit LNS arithmetic. The maximum performance of the application is about 70 MFLOPs including i/o conversions. It has been shown that the custom filter design can be 10 times faster than commonly used solutions. This work was supported by the Ministry of Education of the Czech Republic under Project No. LN00B06. |
Year | DOI | Venue |
|---|---|---|
2003 | 10.1145/611817.611877 | FPGA |
Keywords | Field | DocType |
filter design,matrix multiplicaiton,sampling frequency,signal processing,numerical range,adaptive filter,fpga,fft | Signal processing,Lattice phase equaliser,Computer science,Parallel computing,Sampling (signal processing),Field-programmable gate array,Fast Fourier transform,Adaptive filter,Virtex,Filter design | Conference |
ISBN | Citations | PageRank |
1-58113-651-X | 4 | 0.52 |
References | Authors | |
0 | 5 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Zdenek Pohl | 1 | 56 | 8.11 |
| Rudolf Matousek | 2 | 51 | 5.24 |
| Jiri Kadlec | 3 | 226 | 30.81 |
| Milan Tichý | 4 | 38 | 4.37 |
| Miroslav Lícko | 5 | 6 | 1.16 |