Abstract | ||
---|---|---|
High performance computers are centered around the concept of vector processing. The first super-computer generation is single processor oriented. The last trends introduce parallel processing concepts in this field (e.g. Cray 2). In this context, we propose to associate a specialized processor in vector addressing to vector processors. This one takes in charge the whole computation required to access either a contiguous vector, or a sparsed vector controlled by an index vector (gather/scatter operations). An elementary vector access processor is in charge of vector operand fetching with a limited length. A modular cluster will increase length of fetched vectors. |
Year | DOI | Venue |
---|---|---|
1990 | 10.1016/0165-6074(90)90314-Y | MICROPROCESSING AND MICROPROGRAMMING |
Keywords | DocType | Volume |
vector memory,addressing processor,contiguous / sparsed vectors,gather/scatter,vector addressing,vector processing,super-computer | Journal | 30 |
Issue | ISSN | Citations |
1-5 | 0165-6074 | 0 |
PageRank | References | Authors |
0.34 | 3 | 3 |
Name | Order | Citations | PageRank |
---|---|---|---|
J.-L. Dekeyser | 1 | 4 | 0.90 |
Ph. Marquet | 2 | 9 | 1.00 |
Ph. Preux | 3 | 0 | 0.34 |