Name
Abstract | ||
|---|---|---|
This paper presents a new current source model (CSM) that allows to model noise on supply nets originating from CMOS logic cells. It also captures the influence of dynamic supply voltage changes on power consumption and cell delay. The CSM models n/pMOS blocks separately to reduce the complexity of model components. Compared with other CSMs, only two-dimensional tables are needed. This results in low characterization times and high simulation speed. Moreover, no re-characterization is needed for different supply voltages. The model is tested in a SPICE simulator. A reduction in transient simulation time by up to 53X was observed in the results, while the error in delay and current consumption was typically less than 3 percent. |
Year | DOI | Venue |
|---|---|---|
2012 | 10.1109/DATE.2012.6176629 | DATE |
Keywords | Field | DocType |
high simulation speed,model noise,model component,cell delay,csm models n,timing analysis,current consumption,new current source model,power consumption,current source modeling,dynamic supply voltage change,different supply voltage,power analysis,integrated circuit,complexity reduction,csm,transistors | Computer science,Current source,Voltage,Electronic engineering,CMOS,Real-time computing,Current consumption,Static timing analysis,PMOS logic,Transistor,Power consumption | Conference |
ISSN | Citations | PageRank |
1530-1591 | 6 | 0.60 |
References | Authors | |
18 | 3 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Christoph Knoth | 1 | 11 | 2.08 |
| Hela Jedda | 2 | 34 | 6.94 |
| Ulf Schlichtmann | 3 | 645 | 70.67 |