Name
Abstract | ||
|---|---|---|
Excessive test power has been a serious concern in BIST techniques. Shift power consumption can be significantly reduced by increasing the correlation among adjacent test data bits. However, this method may cause fault coverage loss. This paper presents a novel low power BIST scheme that reduces toggle probability of the scan input data while only shifting out part of capture responses for fault analysis and using the rest of capture responses as new test data. Using part of capture responses as test data can improve uniform distribution of 1 s and 0 s in test stimulus bits and thus result in high test effectiveness. Experimental results on larger benchmark circuits of ISCSAS89 and ITC99 show that the proposed strategy can reduce significantly test power while suppressing test coverage loss. |
Year | DOI | Venue |
|---|---|---|
2013 | 10.1587/elex.10.20130853 | IEICE ELECTRONICS EXPRESS |
Keywords | Field | DocType |
scan-based BIST, switching activity, low power, test response, fault coverage | Fault coverage,Computer science,Electronic engineering | Journal |
Volume | Issue | ISSN |
10 | 23 | 1349-2543 |
Citations | PageRank | References |
1 | 0.39 | 0 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Weizheng Wang | 1 | 26 | 8.16 |
| Peng Liu | 2 | 1 | 0.39 |
| Shuo Cai | 3 | 21 | 5.90 |
| Lingyun Xiang | 4 | 31 | 3.41 |