Name
Abstract | ||
|---|---|---|
One newly designed hierarchical cache scheme is presented in this article. It is a two-level cache architecture using a RAM of a few megabytes and a large pagefile. Majority of cached data is in the pagefile that is nonvolatile and has better 10 performance than that of normal data disks because of different data sizes and different access methods used. The RAM cache collects small writes first and then transfers them to the pagefile sequentially in large sizes. When the system is idle, data will be destaged from the pagefile to data disks. We have implemented the hierarchical cache as a filter driver that can be loaded onto the current Windows 2000/Windows XP operating system transparently. Benchmark test results show that the cache system can improve 10 performance dramatically for small writes. |
Year | DOI | Venue |
|---|---|---|
2004 | 10.1007/978-3-540-30102-8_43 | ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS |
Keywords | Field | DocType |
operating system,access method | Cache-oblivious algorithm,Cache invalidation,Cache pollution,Computer science,Cache,Parallel computing,Page cache,Cache algorithms,Cache coloring,Smart Cache,Operating system,Distributed computing | Conference |
Volume | ISSN | Citations |
3189 | 0302-9743 | 0 |
PageRank | References | Authors |
0.34 | 6 | 4 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Ruifang Liu | 1 | 3 | 3.69 |
| Change-sheng Xie | 2 | 0 | 0.34 |
| Zhihu Tan | 3 | 6 | 3.62 |
| Qing Yang | 4 | 0 | 0.68 |