Name
Abstract | ||
|---|---|---|
This article presents PAPRICA-3, a VLSI-oriented architecture for real-time processing of images and its implementation on HACRE, a high-speed, cascadable, 32-processors VLSI slice. The architecture is based on an array of programmable processing elements with the instruction set tailored to image processing, mathematical morphology, and neural networks emulation. Dedicated hardware features allow simultaneous image acquisition, processing, neural network emulation, and a straightforward interface with a hosting PC.HACRE has been fabricated and successfully tested at a clock frequency of 50 MHz. A board hosting up to four chips and providing a 33 MHz PCI interface has been manufactured and used to build BEATR IX, a system for the recognition of handwritten check amounts, by integrating image processing and neural network algorithms (on the board) with context analysis techniques (on the hosting PC). |
Year | DOI | Venue |
|---|---|---|
2001 | 10.1023/A:1011173726562 | VLSI Signal Processing |
Keywords | Field | DocType |
image processing,parallel architectures,handwriting recognition,artificial neural networks,VLSI implementations | Instruction set,Computer science,Parallel computing,Image processing,Handwriting recognition,Emulation,Artificial neural network,Computer hardware,Digital image processing,Very-large-scale integration,Clock rate | Journal |
Volume | Issue | ISSN |
28 | 3 | 0922-5773 |
Citations | PageRank | References |
3 | 0.41 | 8 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Francesco Gregoretti | 1 | 131 | 19.70 |
| Roberto Passerone | 2 | 855 | 71.43 |
| Leonardo Maria Reyneri | 3 | 154 | 34.66 |
| Claudio Sansoè | 4 | 64 | 15.86 |