Paper Info
Title
Improving Dependability and Performance of Fully Asynchronous On-chip Networks
Abstract
Network-on-Chip (NoC) is now considered to be a promising approach to implementing many-core systems. In this paper, we propose fully asynchronous on-chip networks which have improved tolerance against stuck-at-faults, aging degradation faults and transient faults, as well as potential of high performance. We have developed a dependable routing algorithm to detour a faulty router or a faulty link based on local fault information. An adaptive routing algorithm based on local traffic load information is also used to achieve high performance. The proposed router circuits are based on the bundled-data method with MOUSETRAP-like transition signaling protocol, where programmable delay elements for the matched delays are used in order to tolerate static and dynamic delay variations. Duplicated control circuits for tolerating transient faults are also designed and evaluated. The LEDR (Level Encoded Dual Rail) encoding method is used in the link implementation to avoid the resetting phase overhead. The proposed on-chip networks are implemented using 130nm process technology for checking the correct functionality and evaluating performance.
Year
DOI
Venue
2011
10.1109/ASYNC.2011.15
ASYNC
Keywords
Field
DocType
adaptive routing algorithm,faulty link,bundled-data method,improving dependability,faulty router,encoding method,transient fault,asynchronous on-chip network,high performance,on-chip networks,dependable routing algorithm,dynamic delay variation,network on chip,encoding,routing,adaptive routing,noc,system on a chip
Asynchronous communication,Dependability,System on a chip,Computer science,Network on a chip,Signaling protocol,Router,Electronic circuit,Distributed computing,Embedded system,Encoding (memory)
Conference
ISSN
Citations 
PageRank 
1522-8681
20
1.11
References 
Authors
16
2
Name
Order
Citations
PageRank
Masashi Imai1476.24
Tomohiro Yoneda235341.62