Abstract | ||
---|---|---|
This paper aims to show the technical feasibility and current development status of a hardware reconfiguration scheme via digital TV (DTV) signal. The scheme is able to deliver the pre-synthetized Field Programmable Gate Array (FPGA) hardware bit-stream (core) to DTV receivers from different manufacturers. Thus, the receiver framework can remount the core and reconfigure the FPGA device itself. This innovative approach presents a new hardware reconfiguration scheme that can be used in several projects of intelligent reconfigurable devices in the field. This helps improve future embedded systems and receiver hardware architectures so that the hardware legacy added by the use of Application Specific Integrated Circuit (ASIC) component devices is minimized. |
Year | DOI | Venue |
---|---|---|
2015 | 10.1109/ICCE.2015.7066542 | ICCE |
Keywords | Field | DocType |
application specific integrated circuits,digital television,field programmable gate arrays,integrated circuit design,reconfigurable architectures,television broadcasting,television receivers,asic component devices,dtv receivers,dtv signal,fpga device,fpga hardware bit-stream,application specific integrated circuit,digital tv signal,embedded systems,field programmable gate array,hardware reconfiguration scheme,intelligent reconfigurable devices,receiver hardware architectures,multiplexing,hardware,digital tv | Technical feasibility,Hardware compatibility list,Computer science,Field-programmable gate array,Digital television,Hardware register,Application-specific integrated circuit,Electronic engineering,Multiplexing,Reconfigurable computing,Embedded system | Conference |
ISSN | Citations | PageRank |
2158-3994 | 0 | 0.34 |
References | Authors | |
4 | 3 |
Name | Order | Citations | PageRank |
---|---|---|---|
Rodrigo de Oliveira | 1 | 563 | 34.80 |
Cordeiro, L.C. | 2 | 0 | 0.34 |
de Lucena, V.F. | 3 | 18 | 2.89 |