Name
Abstract | ||
|---|---|---|
Most of the data referenced by sequential and parallel applications running in current chip multiprocessors are referenced by a single thread, i.e., private. Recent proposals leverage this observation to improve many aspects of chip multiprocessors, such as reducing coherence overhead or the access latency to distributed caches. The effectiveness of those proposals depends to a large extent on the amount of detected private data. However, the mechanisms proposed so far do not consider neither thread migration nor the private use of data within different application phases. As a result, a considerable amount of private data is not detected. In order to increase the detection of private data, we propose a TLB-based mechanism that is able to account for both thread migration and application phases. Simulation results show that the average number of pages detected as private significantly increases from 43% in previous proposals up to 79% in ours while keeping a reasonable TLB miss rate. Furthermore, when our proposal is used to deactivate the coherence for private data in a directory protocol, it improves execution time by 13.5%, on average, with respect to previous techniques. |
Year | DOI | Venue |
|---|---|---|
2016 | 10.1109/TPDS.2015.2412139 | IEEE Trans. Parallel Distrib. Syst. |
Keywords | DocType | Volume |
multiprocessor,tlb decay,cache coherence,coherence deactivation,directory cache | Journal | PP |
Issue | ISSN | Citations |
99 | 1045-9219 | 3 |
PageRank | References | Authors |
0.38 | 0 | 5 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Albert Esteve | 1 | 12 | 2.17 |
| Alberto Ros | 2 | 384 | 32.60 |
| Maria Engracia Gomez | 3 | 69 | 3.10 |
| A. Robles | 4 | 168 | 13.94 |
| José Duato | 5 | 3481 | 294.85 |