Name
Abstract | ||
|---|---|---|
Chip multiprocessor presents brand new opportunities for holistic on-chip data and coherence management solutions. An intelligent protocol should be adaptive to the fine-grain accessing behavior. And in terms of storage of metadata, the size of conventional directory grows as the square of the number of processors, making it very expensive in large-scale systems. In this paper, we propose a metadata cache framework to achieve three goals: 1) reducing the latency of data access and coherence activities, 2) saving the storage of metadata, and 3) providing support for other optimization techniques. The metadata is implemented with compact structures and tracks the dynamically changing access pattern. The pattern information is used to guide the delegation and replication of decoupled data and metadata to allow fast access. We also use our metadata cache as a building block to enhance stream prefetching. Using detailed execution-driven simulation, we demonstrate that our protocol achieves an average speedup of 1.12X compared with a shared cache protocol with 1/5 of the storage of metadata. |
Year | DOI | Venue |
|---|---|---|
2014 | 10.1007/s11390-014-1459-0 | J. Comput. Sci. Technol. |
Keywords | Field | DocType |
cache, directory, multiprocessor | Metadata,Cache invalidation,Shared memory,Cache,Computer science,MESIF protocol,MESI protocol,Cache algorithms,Data access,Distributed computing | Journal |
Volume | Issue | ISSN |
29 | 4 | 1860-4749 |
Citations | PageRank | References |
0 | 0.34 | 39 |
Authors | ||
3 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Liu Peng | 1 | 71 | 6.17 |
| Lei Fang | 2 | 12 | 1.19 |
| Michael C. Huang | 3 | 875 | 58.47 |