Name
Abstract | ||
|---|---|---|
This study presents hardware realisation of chaos-based stream cipher utilised for image encryption applications. A third-order chaotic system with signum non-linearity is implemented and a new post processing technique is proposed to eliminate the bias from the original chaotic sequence. The proposed stream cipher utilises the processed chaotic output to mask and diffuse input pixels through several stages of XORing and bit permutations. The performance of the cipher is tested with several input images and compared with previously reported systems showing superior security and higher hardware efficiency. The system is experimentally verified on XilinxVirtex 4 field programmable gate array (FPGA) achieving small area utilisation and a throughput of 3.62 Gb/s. |
Year | DOI | Venue |
|---|---|---|
2014 | 10.1049/iet-ipr.2012.0586 | Image Processing, IET |
Keywords | Field | DocType |
cryptography,field programmable gate arrays,image colour analysis,XORing,Xilinx Virtex 4 FPGA,bit permutations,chaotic sequence,colour image encryption,controllable chaos generator,hardware stream cipher | Cipher,Block cipher mode of operation,Computer science,Field-programmable gate array,Encryption,Stream cipher,Pixel,Throughput,Computer hardware,Chaotic | Journal |
Volume | Issue | ISSN |
8 | 1 | 1751-9659 |
Citations | PageRank | References |
17 | 1.00 | 13 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Barakat, M.L. | 1 | 17 | 1.00 |
| Abhinav S. Mansingka | 2 | 21 | 2.15 |
| Ahmed G. Radwan | 3 | 410 | 79.37 |
| Khaled N. Salama | 4 | 345 | 46.11 |