Name
Abstract | ||
|---|---|---|
We present a boolean technique to reduce power consumption of combinational circuits that have already been optimized for area and delay and then mapped onto a library of gates. In order to achieve a better optimization, we cluster gates by collapsing two or more levels of gates into a single node. When optimizing each cluster, our method extends the algorithms used in ESPRESSO, by adding heuristics that bias the minimization toward lowering the power dissipation in the circuit. The results of our method, on a number of benchmark circuits, show an average of 11% improvement in power savings compared to existing boolean techniques. |
Year | DOI | Venue |
|---|---|---|
1995 | 10.1109/ICCAD.1995.480151 | San Jose, CA, USA |
Keywords | Field | DocType |
Boolean algebra,combinational circuits,logic CAD,logic design,ESPRESSO,boolean technique,combinational circuits,logic design,optimization,power consumption,re-synthesis | Logic synthesis,Espresso,Boolean circuit,Computer science,Electronic engineering,Combinational logic,Heuristics,Boolean algebra,Electronic circuit,Circuit minimization for Boolean functions | Conference |
ISSN | ISBN | Citations |
1092-3152 | 0-8186-8200-0 | 9 |
PageRank | References | Authors |
0.98 | 12 | 2 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Bahar, R.I. | 1 | 56 | 4.90 |
| Fabio Somenzi | 2 | 9 | 0.98 |