Name
Abstract | ||
|---|---|---|
Waveform relaxation (WR) has been shown to be an effective algorithm to simulate large digital circuits. In this paper, we explore parallel WR methods to further improve the performance. The parallel processing issues under investigation include partitioning, task granularity, scheduling and allocation. The difficulty of addressing these issues is that circuit simulation problems tend to have highly irregular computational structures. The use of high-level waveforms generated from logic or timing simulators is introduced as a way of improving speed. The speed improvements for circuit partitioning, window selection and task allocation using high-level information are presented |
Year | DOI | Venue |
|---|---|---|
1995 | 10.1109/ISCAS.1995.521620 | Circuits and Systems, 1995. ISCAS '95., 1995 IEEE International Symposium |
Keywords | Field | DocType |
circuit analysis computing,iterative methods,parallel processing,scheduling,high-level waveforms,irregular computational structures,parallel circuit simulation,partitioning,scheduling,task allocation,task granularity,waveform relaxation,window selection | Digital electronics,Scheduling (computing),Computer science,Iterative method,Waveform,Parallel processing,Circuit extraction,Electronic engineering,Granularity,Series and parallel circuits | Conference |
Volume | ISSN | ISBN |
1 | 0277-674X | 0-7803-2570-2 |
Citations | PageRank | References |
3 | 0.41 | 1 |
Authors | ||
3 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Yen-cheng Wen | 1 | 3 | 0.41 |
| Kyle Gallivan | 2 | 889 | 154.22 |
| Resve Saleh | 3 | 771 | 61.21 |