Name
Abstract | ||
|---|---|---|
In this paper, we introduce a class of irredundant low-power techniques for encoding instruction or data source words before they are transmitted over buses. The key idea is to partition the source-word space into a number of sectors with unique identifiers called sector heads. These sectors can, for example, correspond to address spaces for the code, heap, and stack segments of one or more application programs. Each source word is then dynamically mapped to the appropriate sector and is encoded with respect to the sector head. In general, the sectors may be determined a priori or can dynamically be updated based on the source word that was last encountered in that sector. These sector-based encoding techniques are quite effective in reducing the number of interpattern transitions on the bus, while incurring rather small power and delay overheads. For a computer system without an on-chip cache, the proposed techniques decrease the switching activity of data address and multiplexed address buses by an average of 55% to 67%, respectively. For a system with on-chip cache, up to 55% transition reduction is achieved on a multiplexed address bus between the internal cache and the external memory. Assuming a 10 pF per line bus capacitance, we show that, by using the proposed encoding techniques, a power reduction of up to 52% can be achieved for an external data address bus and 42% for the multiplexed bus between cache and main memory. |
Year | DOI | Venue |
|---|---|---|
2004 | 10.1109/TCAD.2004.831589 | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Keywords | DocType | Volume |
CMOS integrated circuits,VLSI,cache storage,encoding,low-power electronics,memory architecture,system buses,CMOS,VLSI,address spaces,application programs,bus encoding,code segments,computer system,data address,data source words encoding,delay overheads,external memory,heap segments,instruction encoding,internal cache,interpattern transitions,low-power design,memory buses,multiplexed address buses,on-chip cache,sector heads,sector-based encoding techniques,source-word space partitioning,stack segments,switching activity,transition reduction,very large scale integration,Bus-encoding,CMOS,VLSI,low-power design,switching activity,very large scale integration | Journal | 23 |
Issue | ISSN | Citations |
8 | 0278-0070 | 6 |
PageRank | References | Authors |
0.49 | 10 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Aghaghiri, Y. | 1 | 6 | 0.49 |
| Farzan Fallah | 2 | 557 | 43.73 |
| Massoud Pedram | 3 | 7801 | 1211.32 |