Abstract | ||
---|---|---|
We report a 10+ Gb/s serial link demo chip in 90-nm CMOS. It consists of a full-rate 4:1 MUX with 8-tap feed-forward equalizer, a half-rate 1:4 DEMUX with programmable peaking pre-amplifier, and a parallel port interface. The chip is housed in CBGA package and uses ESD devices on all pins. The measured maximum speed of stand-alone transmitter and receiver was 11.7 Gb/s and 13.3 Gb/s respectively, and maximum back-to-back operation speed (transmitter+receiver) was 11.4 Gb/s. |
Year | DOI | Venue |
---|---|---|
2004 | 10.1109/CICC.2004.1358725 | custom integrated circuits conference |
Keywords | Field | DocType |
cmos integrated circuits,ball grid arrays,computer interfaces,demultiplexing equipment,electrostatic discharge,equalisers,integrated circuit packaging,multiplexing equipment,preamplifiers,telecommunication links,11.4 gbit/s,11.7 gbit/s,13.3 gbit/s,90 nm,cbga package,cmos serial link,esd devices,full-rate mux,half-rate demux,maximum back-to-back operation speed,multiple-tap feed-forward equalizer,parallel port interface,programmable peaking pre-amplifier,stand-alone receiver,stand-alone transmitter,chip,feed forward | Serial communication,Transmitter,Preamplifier,Computer science,Integrated circuit packaging,Multiplexer,Electronic engineering,CMOS,Chip,Parallel port,Electrical engineering | Conference |
Volume | Issue | ISBN |
40 | 9 | 0-7803-8495-4 |
Citations | PageRank | References |
5 | 0.78 | 0 |
Authors | ||
8 |
Name | Order | Citations | PageRank |
---|---|---|---|
Sergey V. Rylov | 1 | 159 | 19.94 |
scott k reynolds | 2 | 5 | 0.78 |
Daniel Storaska | 3 | 61 | 10.91 |
Brian A. Floyd | 4 | 261 | 52.04 |
manu kapur | 5 | 5 | 0.78 |
Thomas Zwick | 6 | 146 | 22.56 |
Sudhir M. Gowda | 7 | 19 | 4.73 |
michael a sorna | 8 | 41 | 7.98 |