Name
Title | ||
|---|---|---|
Rapid generation of hardware functionality in heterogeneous platforms [FPGA implementation applications] |
Abstract | ||
|---|---|---|
One of the key problems in complex digital system design is the rapid generation of efficient hardware functionality. The paper introduces an architecture template for targeting FPGA implementations as part of a dataflow based design flow for heterogeneous platforms, thereby allowing a designer to perform system level optimizations for consistent FPGA performance. The architecture provides scalable capabilities in both communications and processing allowing the core to be scaled to the problem size. Matrix multiplication is used to demonstrate the capabilities of this methodology giving speeds ranging from 121.4 MHz to 188.3 MHz without optimization. |
Year | DOI | Venue |
|---|---|---|
2005 | 10.1109/ICASSP.2005.1416241 | ICASSP '05). IEEE International Conference |
Keywords | Field | DocType |
circuit optimisation,data flow graphs,field programmable gate arrays,high level synthesis,matrix multiplication,121.4 to 188.3 MHz,FPGA implementations,architecture template,complex digital system design,dataflow based design,hardware functionality rapid generation,heterogeneous platforms,matrix multiplication,scalable architecture,system level optimization | Computer architecture,Computer science,Electronic system-level design and verification,High-level synthesis,Systems design,Field-programmable gate array,Design flow,Dataflow,Concurrent computing,Computer hardware,Scalability | Conference |
Volume | ISSN | ISBN |
5 | 1520-6149 | 0-7803-8874-7 |
Citations | PageRank | References |
0 | 0.34 | 5 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Darren Reilly | 1 | 0 | 0.34 |
| R. Woods | 2 | 47 | 4.84 |
| John Mcallister | 3 | 130 | 13.82 |
| richard l walke | 4 | 28 | 4.01 |