Name
Abstract | ||
|---|---|---|
During last years, the importance of safety aspects in industry has significantly increased. System engineering modeling language SysML is widely used in order to manage increasing complexity of embedded systems. Being just a modeling language, SysML does not provide integrated means of verification and validation for its models. Therefore, additional efforts are needed for checking consistency of models. This work shows efforts towards integrating embedded systems modeling with verification measures, namely, with refinement checking (checking whether a system description is really an implementation of another, more abstract, system description) applied to statemachines linked to SysML requirements. We show how such verification can be done automatically with the help of externally implemented tools. |
Year | DOI | Venue |
|---|---|---|
2011 | 10.1109/ETFA.2011.6059147 | Emerging Technologies & Factory Automation |
Keywords | Field | DocType |
embedded systems,specification languages,SysML requirements,embedded systems,refinement checking,safety aspects,system engineering modeling language,verification measures | Programming language,Verification and validation,Computer science,Modeling language,Formal methods,Systems Modeling Language | Conference |
ISSN | ISBN | Citations |
1946-0740 E-ISBN : 978-1-4577-0016-3 | 978-1-4577-0016-3 | 1 |
PageRank | References | Authors |
0.37 | 3 | 2 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Denis Makartetskiy | 1 | 1 | 0.37 |
| Riccardo Sisto | 2 | 556 | 56.79 |