Name
Title | ||
|---|---|---|
Optimizing remote accesses for offloaded kernels: Application to high-level synthesis for FPGA |
Abstract | ||
|---|---|---|
Some data- and compute-intensive applications can be accelerated by offloading portions of codes to platforms such as GPGPUs or FPGAs. However, to get high performance for these kernels, it is mandatory to restructure the application, to generate adequate communication mechanisms for the transfer of remote data, and to make good usage of the memory bandwidth. In the context of the high-level synthesis (HLS), from a C program, of hardware accelerators on FPGA, we show how to automatically generate optimized remote accesses for an accelerator communicating to an external DDR memory. Loop tiling is used to enable block communications, suitable for DDR memories. Pipelined communication processes are generated to overlap communications and computations, thereby hiding some latencies, in a way similar to double buffering. Finally, not only intra-tile but also inter-tile data reuse is exploited to avoid remote accesses when data are already available in the local memory. Our first contribution is to show how to generate the sets of data to be read from (resp. written to) the external memory just before (resp. after) each tile so as to reduce communications and reuse data as much as possible in the accelerator. The main difficulty arises when some data may be (re)defined in the accelerator and should be kept locally. Our second contribution is an optimized code generation scheme, entirely at source-level, i.e., in C, that allows us to compile all the necessary glue (the communication processes) with the same HLS tool as for the computation kernel. Both contributions use advanced polyhedral techniques for program analysis and transformation. Experiments with Altera HLS tools demonstrate how to use our techniques to efficiently map C kernels to FPGA. |
Year | DOI | Venue |
|---|---|---|
2013 | 10.7873/DATE.2013.127 | Proceedings of the Conference on Design, Automation and Test in Europe |
Keywords | Field | DocType |
acceleration,indexes | Memory bandwidth,Computer science,Multiple buffering,Real-time computing,Loop tiling,Computer hardware,Parallel computing,High-level synthesis,Field-programmable gate array,Code generation,Program analysis,Embedded system,Auxiliary memory | Conference |
ISSN | ISBN | Citations |
1530-1591 | 978-1-4673-5071-6 | 9 |
PageRank | References | Authors |
0.68 | 16 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Christophe Alias | 1 | 161 | 8.05 |
| Alain Darte | 2 | 888 | 56.40 |
| Alexandru Plesco | 3 | 18 | 1.96 |