Name
Title | ||
|---|---|---|
Design optimization of analog integrated circuits by using artificial neural networks |
Abstract | ||
|---|---|---|
This paper presents a computer-aided design (CAD) tool for automated sizing and optimization of analog integrated circuits (ICs). This tool uses artificial neural networks (ANNs) in order to deduce the device sizes that optimize the performance objectives while satisfying the constraint specifications. Neural networks can learn and generalize from data allowing model development even when component formulas are unavailable. The training data are obtained by various simulations in the HSPICE design environment with TSMC 0.18 μm CMOS process parameters. To evaluate the tool, one practical example is presented in 0.18 μm CMOS technology. The simulation results verify effectiveness of the proposed method for analog circuits sizing. |
Year | DOI | Venue |
|---|---|---|
2010 | 10.1109/SOCPAR.2010.5686736 | Soft Computing and Pattern Recognition |
Keywords | Field | DocType |
CMOS integrated circuits,analogue integrated circuits,circuit CAD,circuit optimisation,neural nets,CMOS technology,HSPICE design,analog circuits sizing,analog integrated circuits,artificial neural networks,computer aided design,design optimization,model development,size 0.18 mum,analog integrated circuits,computer-aided design,multilayer perceptron,neural networks,optimization | Data modeling,Analogue electronics,Computer science,Computer Aided Design,Electronic engineering,CMOS,Multilayer perceptron,Electronic design automation,Artificial intelligence,Artificial neural network,Integrated circuit,Machine learning | Conference |
ISBN | Citations | PageRank |
978-1-4244-7897-2 | 3 | 0.40 |
References | Authors | |
7 | 3 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Jafari, A. | 1 | 3 | 0.40 |
| Saeed Sadri | 2 | 136 | 11.28 |
| Maryam Zekri | 3 | 73 | 7.03 |