Name
Abstract | ||
|---|---|---|
As the number of cores integrated on one processor increases, the cost of on-chip communication becomes more expensive, including the latency and the load on links. This also limits the utilization of the many-core processor. This paper describes a virtual computing group(VCG) model to improve the utilization of the computing resources on NoC-based many-core processor. Each VCG can be reconfigured into different size and topology before the program starts. The token protocol for cache coherence is adopted to improve the performance of memory accessing. Modifications to Token protocol are made to support cache coherence in the local VCG only, which lightens the communication penalty on a large NoC. We implement this reconfigurable system in Gem5 simulator, and the simulation result proves the improvement of the performance. |
Year | DOI | Venue |
|---|---|---|
2013 | 10.1007/978-3-642-41635-4_21 | Communications in Computer and Information Science |
Keywords | Field | DocType |
Reconfiguration,Many-core,Cache Coherence,VCG,Parallel Library | Pipeline burst cache,Latency (engineering),Computer science,MESI protocol,Parallel computing,Multi-core processor,Security token,Control reconfiguration,Cache coherence,Embedded system | Conference |
Volume | ISSN | Citations |
396 | 1865-0929 | 1 |
PageRank | References | Authors |
0.49 | 10 | 4 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| xing han | 1 | 1 | 0.83 |
| Jiang Jiang | 2 | 50 | 5.43 |
| Yuzhuo Fu | 3 | 28 | 15.64 |
| chang wang | 4 | 33 | 12.55 |