Name
Abstract | ||
|---|---|---|
Through various cases of inverter layout, the change in the propagation delay time (tPD) in the ring oscillator that consists of inverters can be analyzed. In this paper, an inverter layout technique for tPD minimization is presented. Through the case-by-case layout, to reduce the tPD, we propose that layout engineers should reduce the input and output node length. The proposed technique post-simulated in a 0.18um CMOS process achieves maximum 7.318% reduced tPD compared to the basic inverter layout. |
Year | DOI | Venue |
|---|---|---|
2015 | 10.1109/ISCE.2015.7177790 | 2015 International Symposium on Consumer Electronics (ISCE) |
Keywords | Field | DocType |
Propagation delay,layout,inverter,ring oscillator | Inverter,Delay line oscillator,Ring oscillator,Propagation delay,Computer science,Input/output,Cmos process,Minification,Electrical engineering | Conference |
ISSN | Citations | PageRank |
0747-668X | 0 | 0.34 |
References | Authors | |
2 | 4 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| jihak yu | 1 | 0 | 0.34 |
| Chan-Keun Kwon | 2 | 4 | 2.57 |
| junil moon | 3 | 6 | 3.83 |
| Soo-Won Kim | 4 | 116 | 29.86 |