Name
Abstract | ||
|---|---|---|
The design of multi-Gbps LDPC decoder has become a hot topic in recent years as the demand of transformation towards 5G. An energy efficient 18Gbps LDPC decoder based on LDPC ASIP with half layer paralleled architecture is proposed. The feasibility of the design is proven by its demonstrator silicon in 28nm CMOS technology, with a record energy efficiency of 18.4 pJ/decoded bit and area efficiency of 23.8 Gbps/mm2 for the ½ coding rate working at 18.4Gbps. With frequency, voltage scaling and multi-core management, the decoder supports a wide range of throughput, from 1.8Gbps to 18.4Gbps. The measurement results show the ASIP based design not only provides an energy efficient high speed solution but also be competitive with published ASIC solution at low and medium throughput scenarios. |
Year | DOI | Venue |
|---|---|---|
2015 | 10.1109/ASSCC.2015.7387473 | 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC) |
Keywords | Field | DocType |
LDPC,802.11ad,processor | Code rate,Computer science,Low-density parity-check code,Efficient energy use,Real-time computing,Electronic engineering,Application-specific integrated circuit,CMOS,Decoding methods,Throughput,Encoding (memory) | Conference |
Citations | PageRank | References |
2 | 0.36 | 5 |
Authors | ||
11 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Meng Li | 1 | 11 | 3.07 |
| Jan-Willem Weijers | 2 | 14 | 2.49 |
| Veerle Derudder | 3 | 37 | 6.70 |
| ilse vos | 4 | 2 | 0.36 |
| Maxim Rykunov | 5 | 7 | 1.35 |
| Steven Dupont | 6 | 56 | 3.73 |
| Peter Debacker | 7 | 32 | 9.04 |
| andy dewilde | 8 | 2 | 0.70 |
| Yanxiang Huang | 9 | 9 | 3.25 |
| Liesbet Van Der Perre | 10 | 1013 | 108.24 |
| Wim Van Thillo | 11 | 133 | 18.50 |