Paper Info
Title
A trace-driven simulation methodology
Abstract
This paper presents a simulation methodology for evaluating the performance of CISC computers. The method is called Message Flow Technique (MFT). MFT has several advantages over Instruction Flow Technique (IFT) we presented in [1]. The proposed methodology is applied to a single and two-level cache CISC system using 80486 SX as a case study. It was found that with a single-level on-chip cache of size 8K, the performance of the system is considerably limited by the service time of BIU(Bus Interface Unit). The average service time of BIU, per instruction, was found to be around 1.0135 microseconds for our Modified Gibson Mix (MGM). With a second-level external cache of sizes 16K, 32K, 64K, and 128K the average performance improvements were found to be 1.4%, 18.6%, 39% and 53% respectively. The methodology presented here is an efficient and easy to use tool that could help performance analysts in evaluating computer systems.
Year
DOI
Venue
1995
10.1145/218328.218343
SIGARCH Computer Architecture News
Field
DocType
Volume
Trace driven simulation,Cache,Computer science,Parallel computing,Cache algorithms,Real-time computing,Complex instruction set computing,Message flow,Service time,Embedded system
Journal
23
Issue
Citations 
PageRank 
5
0
0.34
References 
Authors
9
1
Name
Order
Citations
PageRank
Humayun Khalid1166.17