Name
Abstract | ||
|---|---|---|
This paper presents performance analysis for hardware Thread-Level Speculation (TLS) in the IBM Blue Gene/Q computer. Unlike traditional multi-thread programming model which uses lock to ensure the consistency of shared data, TLS is a harware mechanism to detect and resolve memory access conflicts among threads. The model shows good performance prediction, as verified by the experiments. This study helps to understand potential gains from using special purpose TLS hardware to accelerate the performance of codes that, in a strict sense, require serial processing to avoid memory conflicts. Furthermore, based on analysis and measurements of the TLS behavior and its overhead together with OpenMP comparison, a strategy is proposed to help utilize this hardware feature. The results also suggest potential improvement for the future TLS architectural designs. |
Year | DOI | Venue |
|---|---|---|
2015 | 10.1109/HPCC-CSS-ICESS.2015.208 | HPCC/CSS/ICESS |
Field | DocType | ISSN |
IBM,Programming paradigm,Lock (computer science),Computer science,Serial memory processing,Instruction set,Speculative multithreading,Thread (computing),Real-time computing,Computer hardware,Performance prediction,Distributed computing | Conference | 2576-3504 |
Citations | PageRank | References |
0 | 0.34 | 0 |
Authors | ||
5 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Ying-Chieh Wang | 1 | 0 | 0.68 |
| I-hsin Chung | 2 | 388 | 32.41 |
| Che-Rung Lee | 3 | 78 | 13.52 |
| Michael Perrone | 4 | 0 | 0.68 |
| Yeh-Ching Chung | 5 | 983 | 97.16 |