Name
Abstract | ||
|---|---|---|
The performance growth of conventional VLSI circuits is seriously hampered by various variation effects and the fundamental limit of chip power density. Adaptive circuit design is recognized as a power-efficient approach to tackling the variation challenge. However, it tends to entail large area overhead if not carefully designed. This work studies how to reduce the overhead by forming adaptivity blocks considering both timing and spatial proximity among logic cells. The proximity optimization consists of timing and location aware cell clustering and incremental placement enforcing the clusters. Experiments are performed on the ICCAD 2014 benchmark circuits, which include case of near one million cells. Compared to alternative methods, our approach achieves 1/4 to 3/4 area overhead reduction with an average of 0.6% wirelength overhead, while retains about the same timing yield and power.
|
Year | DOI | Venue |
|---|---|---|
2016 | 10.1145/2872334.2872354 | ISPD |
Keywords | Field | DocType |
Adaptive circuit design, incremental placement, cell clustering | Mathematical optimization,Computer science,Circuit design,Chip,Electronic circuit,Cluster analysis,Location aware,Very-large-scale integration,Computer engineering,Embedded system | Conference |
ISBN | Citations | PageRank |
978-1-4503-4039-7 | 0 | 0.34 |
References | Authors | |
10 | 3 | |