Name
Abstract | ||
|---|---|---|
Extensive use of third party IP cores (e.g., HDL, netlist) and open source tools in the FPGA application design and development process in conjunction with the inadequate bitstream protection measures have raised crucial security concerns in the past for reconfigurable hardware systems. Designing high fidelity and secure methodologies for FPGAs are still infancy and in particular, there are almost no concrete methods/techniques that can ensure trust in FPGA applications not entirely designed and/or developed in a trusted environment. This work strongly suggests the need for an anomaly detection capability within the FPGAs that can continuously monitor the behavior of the underlying FPGA IP cores and the communication activities of IP cores with other IP cores or peripherals for any abnormalities. To capture this need, we propose a technique called FIDelity Enhancing Security (FIDES) methodology for FPGAs that uses a combination of access control policies and behavior learning techniques for anomaly detection. |
Year | Venue | Field |
|---|---|---|
2015 | NSS | Netlist,Anomaly detection,Fidelity,Computer science,Computer security,Field-programmable gate array,Access control,Security policy,Bitstream,Reconfigurable computing |
DocType | Citations | PageRank |
Conference | 0 | 0.34 |
References | Authors | |
9 | 3 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Devu Manikantan Shila | 1 | 189 | 16.55 |
| Vivek Venugopalan | 2 | 17 | 3.47 |
| Cameron D. Patterson | 3 | 59 | 11.71 |