Name
Abstract | ||
|---|---|---|
Resistive Random Access Memory (RRAM)-based FPGA architectures employ RRAMs not only as memories to store the configuration but embed them in the datapaths of programmable routing resources to propagate signals with improved performances. Sources of power consumption have been intensively studied for conventional Static Random Access Memories (SRAM)-based FPGAs. However, very limited works focused so far on studying the power characteristics of RRAM-based FPGAs. In this paper, we first analyze the power characteristics of RRAM-based multiplexer at circuit level and then use electrical simulations to study power consumption of RRAM-based FPGA architectures. Experimental results show that RRAM-based FPGAs achieve a Power-Delay Product reduced by 50% compared to SRAM-based FPGA at nominal voltage and 20% compared to near-V
<sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">t</sub>
SRAM-based FPGA, respectively. |
Year | DOI | Venue |
|---|---|---|
2015 | 10.1109/FPL.2015.7293982 | 2015 25th International Conference on Field Programmable Logic and Applications (FPL) |
Keywords | DocType | ISSN |
accurate power analysis,near-Vt RRAM-based FPGA,resistive random access memory,RRAM-based multiplexer,electrical simulations,power consumption,power-delay product | Conference | 1946-147X |
Citations | PageRank | References |
3 | 0.48 | 10 |
Authors | ||
3 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Xifan Tang | 1 | 59 | 12.89 |
| Pierre-Emmanuel Gaillardon | 2 | 355 | 55.32 |
| Giovanni De Micheli | 3 | 10245 | 1018.13 |