Name
Abstract | ||
|---|---|---|
In the last decade, progress in logic synthesis has brought about new advantageous circuit representations. These representations, such as And-Inverter Graphs in the ubiquitous open-source synthesizer ABC, have inspired new designs of Field Programmable Gate Arrays (FPGAs), which, instead of using Look-Up Tables (LUTs), mimic the topology of the circuit representation in the basic logic cells. More recent examples are Majority-Inverter Graphs, another uniform representation which has triggered considerable interest in synthesis and which naturally suggests new logic cells. Yet, in this paper we observe how naïvely adapting technology mapping solutions for classic LUT-based FPGAs to these new architectures incurs severe shortcomings. The key issue is that LUTs are inherently input-constrained (the logic function they implement is irrelevant) and have generally a single output; on the other hand, logic cells made of uniform networks of some fundamental logic function (e.g., And-Invert) are constrained in terms of logic depth and multiple outputs are an integral feature. We introduce novel and effective solutions to address these differences; the result is a highly versatile mapper—thus enabling further research in these new architectures—with a significantly better performance than what is described in literature for one such architecture. Specifically, when we compare with the state of the art on one sample architecture, we obtain a significant decrease in area (on average 18% over several benchmarks) while also improving slightly the critical path (a reduction of 3%). |
Year | DOI | Venue |
|---|---|---|
2015 | 10.1109/FPL.2015.7294014 | 2015 25th International Conference on Field Programmable Logic and Applications (FPL) |
Keywords | Field | DocType |
technology mapper,depth constrained FPGA logic cells,logic synthesis,input constrained look-up-table,irrelevant logic function,logic depth | Logic synthesis,Logic gate,Sequential logic,Pass transistor logic,Logic optimization,Computer science,Parallel computing,Programmable logic array,Theoretical computer science,Logic family,Computer engineering,Programmable logic device | Conference |
ISSN | Citations | PageRank |
1946-147X | 1 | 0.38 |
References | Authors | |
11 | 8 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Zhenghong Jiang | 1 | 4 | 2.16 |
| Grace Zgheib | 2 | 21 | 6.40 |
| Colin Lin Yu | 3 | 28 | 6.42 |
| D. Novo | 4 | 27 | 4.35 |
| Zhihong Huang | 5 | 1 | 2.07 |
| Liqun Yang | 6 | 9 | 1.27 |
| Haigang Yang | 7 | 34 | 16.84 |
| Paolo Ienne | 8 | 2246 | 199.26 |