Name
Title | ||
|---|---|---|
EffiTest: efficient delay test and statistical prediction for configuring post-silicon tunable buffers. |
Abstract | ||
|---|---|---|
At nanometer manufacturing technology nodes, process variations significantly affect circuit performance. To combat them, post-silicon clock tuning buffers can be deployed to balance timing budgets of critical paths for each individual chip after manufacturing. The challenge of this method is that path delays should be measured for each chip to configure the tuning buffers properly. Current methods for this delay measurement rely on path-wise frequency stepping. This strategy, however, requires too much time from expensive testers. In this paper, we propose an efficient delay test framework (EffiTest) to solve the post-silicon testing problem by aligning path delays using the already-existing tuning buffers in the circuit. In addition, we only test representative paths and the delays of other paths are estimated by statistical delay prediction. Experimental results demonstrate that the proposed method can reduce the number of frequency stepping iterations by more than 94% with only a slight yield loss.
|
Year | DOI | Venue |
|---|---|---|
2017 | 10.1145/2897937.2898017 | DAC |
Keywords | DocType | Volume |
efficient delay test,EffiTest,post-silicon tunable buffers,nanometer manufacturing technology nodes,circuit performance,post-silicon clock tuning buffers,timing budgets,path delays,delay measurement,path-wise frequency stepping,post-silicon testing problem,statistical delay prediction,frequency stepping iterations,Si | Journal | abs/1705.04992 |
ISBN | Citations | PageRank |
978-1-4503-4236-0 | 2 | 0.41 |
References | Authors | |
15 | 3 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Grace Li Zhang | 1 | 13 | 3.68 |
| Bing Li | 2 | 172 | 33.77 |
| Ulf Schlichtmann | 3 | 109 | 21.56 |