Name
Abstract | ||
|---|---|---|
To improve the performance of Graphics Processing Units (GPUs) beyond simply increasing core count, architects are recently adopting a scale-up approach: the peak throughput and individual capabilities of the GPU cores are increasing rapidly. This big-core trend in GPUs leads to various challenges, including higher static power consumption and lower and imbalanced utilization of the datapath components of a big core. As we show in this paper, two key problems ensue: (1) the lower and imbalanced datapath utilization can waste power as an application does not always utilize all portions of the big core datapath, and (2) the use of big cores can lead to application performance degradation in some cases due to the higher memory system contention caused by the more memory requests generated by each big core. This paper introduces a new analysis of datapath component utilization in big-core GPUs based on queuing theory principles. Building on this analysis, we introduce a fine-grained dynamic power- and clock-gating mechanism for the entire datapath, called μC-States, which aims to minimize power consumption by turning off or tuning-down datapath components that are not bottlenecks for the performance of the running application. Our experimental evaluation demonstrates that μC-States significantly reduces both static and dynamic power consumption in a big-core GPU, while also significantly improving the performance of applications affected by high memory system contention. We also show that our analysis of datapath component utilization can guide scheduling and design decisions in a GPU architecture that contains heterogeneous cores. |
Year | DOI | Venue |
|---|---|---|
2016 | 10.1145/2967938.2967941 | PACT |
Keywords | Field | DocType |
μC-States,fine-grained GPU datapath power management,performance improvement,graphics processing units,scale-up approach,static power consumption,datapath components,datapath utilization,datapath component utilization,big-core GPUs,queuing theory principles,fine-grained dynamic power-gating mechanism,clock-gating mechanism,high memory system contention,GPU architecture | Power management,Datapath,High memory,Computer science,Efficient energy use,Scheduling (computing),Parallel computing,Real-time computing,Dynamic demand,Memory management,Throughput | Conference |
ISBN | Citations | PageRank |
978-1-5090-5308-7 | 13 | 0.45 |
References | Authors | |
75 | 9 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Onur Kayıran | 1 | 356 | 13.47 |
| Adwait Jog | 2 | 568 | 23.32 |
| Ashutosh Pattnaik | 3 | 113 | 4.70 |
| Rachata Ausavarungnirun | 4 | 780 | 29.88 |
| Xulong Tang | 5 | 128 | 7.49 |
| Mahmut T. Kandemir | 6 | 7371 | 568.54 |
| Gabriel H. Loh | 7 | 2481 | 134.10 |
| Onur Mutlu | 8 | 9446 | 357.40 |
| Chita R. Das | 9 | 1038 | 59.34 |