Name
Title | ||
|---|---|---|
An 18 µW spur canceled clock generator for recovering receiver sensitivity in wireless SoCs |
Abstract | ||
|---|---|---|
A novel spur canceled clock generator (SCCG) capable of recovering RX sensitivity degradations caused by digital clocks in wireless SoCs is presented. Clock spurs which degrade RX sensitivity are canceled by applying the SCCG to the digital circuits or ADCs. The SCCG is integrated into a Bluetooth
<sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">®</sup>
smart SoC fabricated in a 65 nm CMOS process. Measured clock spur reduction of over 35 dB and RX sensitivity recovery of 4 dB are achieved. The power consumption and occupied area of the SCCG are only 18 μW and 40 μm × 120 μm, respectively. |
Year | DOI | Venue |
|---|---|---|
2017 | 10.1109/VLSIC.2016.7573484 | 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits) |
Keywords | DocType | Volume |
spur canceled clock generator,SCCG,receiver sensitivity,system-on-chip,wireless SoC,RX sensitivity degradations,digital clocks,digital circuits,ADC,Bluetooth smart SoC,CMOS process,clock spur reduction,RX sensitivity recovery,power consumption,power 18 muW,size 65 nm,size 40 mum,size 120 mum | Journal | 100-C |
Issue | ISBN | Citations |
6 | 978-1-5090-0636-6 | 0 |
PageRank | References | Authors |
0.34 | 0 | 4 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Yosuke Ogasawara | 1 | 13 | 3.78 |
| Hiroki Sakurai | 2 | 0 | 0.34 |
| Ryuichi Fujimoto | 3 | 24 | 14.44 |
| Kenichi Sami | 4 | 14 | 3.65 |