Abstract | ||
---|---|---|
Multiprocessor Systems-on-Chip (MPSoC) are becoming one of the most used solutions in order to meet the growing computation requirements of modern embedded applications. In such systems, power/energy consumption is a critical metric that should be taken into account in the design flow. System designers need an efficient power-aware design methodology and tools to cope with the complexity of MPSoC design. To address this challenge, we present in this paper a power-aware design methodology that relies on multi-level design space exploration. We propose a two-phase exploration process making profit first from functional-level simulations to reduce rapidly and significantly the solution space, and second from transactional-level simulations for better accuracy to select the most appropriate solution. Our methodology uses the same power modeling approach for the MPSoC at both the functional and transactional levels in order to guarantee the coherence of the estimation strategy. Furthermore, our methodology integrates runtime optimization techniques to reduce the energy/power consumption of the system. The efficiency of the proposed power-aware design methodology was demonstrated through a H.264 video decoder case study. Multi-level design space exploration for Multiprocessor Systems-on-Chip (MPSoC).Design exploration at the functional and transactional level.Integration of runtime power optimization in the design flow.A simulation time of less 1 s at the functional level and 160190 s at the transactional level.An average error of 1.59% of the transactional level results compared to physical implementations. |
Year | DOI | Venue |
---|---|---|
2017 | 10.1016/j.jpdc.2016.03.013 | J. Parallel Distrib. Comput. |
Keywords | Field | DocType |
Power modeling,MPSoC,DVFS,Design space exploration,Transactional level,Functional level | Power optimization,Computer science,Parallel computing,Design flow,Design methods,Multiprocessing,Energy consumption,MPSoC,Video decoder,Design space exploration,Distributed computing | Journal |
Volume | Issue | ISSN |
100 | C | 0743-7315 |
Citations | PageRank | References |
1 | 0.39 | 23 |
Authors | ||
5 |
Name | Order | Citations | PageRank |
---|---|---|---|
Bassem Ouni | 1 | 7 | 2.56 |
Imen Mhedbi | 2 | 1 | 0.39 |
Chiraz Trabelsi | 3 | 48 | 8.32 |
Rabie Ben Atitallah | 4 | 173 | 20.23 |
Cécile Belleudy | 5 | 84 | 12.98 |