Name
Abstract | ||
|---|---|---|
To promote FPGA to a wider user community and to increase design productivity, two new design methodologies, namely FPGA high-level synthesis (HLS) and FPGA overlay, are presented to use a high-level design abstraction. To make clear distinguish features of each design methodology, we make an comparison of a state-of-the-art FPGA HLS tool, Vivado HLS, and an FPGA overlay tool, ArchSyn, on two computation intensive kernels, matrix-matrix multiplication and fast Fourier transform. In the comparison, FPGA overlay shows an overwhelming superiority in computation performance, which is 8X to 39X faster than FPGA HLS. However, FPGA HLS exhibits its advantages in dynamic power consumption metric. It achieves up to 17X lower power consumption than FPGA overlay. Power- and energy-efficiency are another two essential metrics evaluating trade-offs between performance and power consumption. As demonstrated with evaluation results, FPGA overlay is averagely 3.5X better in powerefficiency for FFT kernel, and achieves up to 2 orders of magnitude better energy-efficiency than FPGA HLS. |
Year | DOI | Venue |
|---|---|---|
2016 | 10.1145/3039902.3039919 | SIGARCH Computer Architecture News |
Field | DocType | Volume |
Floating-point unit,Computer science,Real-time computing,Multiplication,Overlay,Computer architecture,Parallel computing,High-level synthesis,Field-programmable gate array,FPGA prototype,Fast Fourier transform,Dynamic demand,Embedded system | Journal | 44 |
Issue | Citations | PageRank |
4 | 0 | 0.34 |
References | Authors | |
2 | 5 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Colin Lin Yu | 1 | 28 | 6.42 |
| Zhenghong Jiang | 2 | 4 | 2.16 |
| Cheng Fu | 3 | 10 | 3.10 |
| Hayden K.-H. So | 4 | 247 | 36.22 |
| Haigang Yang | 5 | 34 | 16.84 |