Name
Abstract | ||
|---|---|---|
Designers of complex SoCs have to face the issue of tuning their design to achieve low power consumption without compromising performance. A set of complementary techniques at hardware level are able to reduce power consumption but most of these techniques impact system performance and behavior. At register transfer level, low power design flows are available. Unfortunately, equivalent design flows at transactional level are missing. In this paper we describe how a power/clock intent could be described at transactional level using a separation of concerns process and how the transactional simulation code merging functional and power behaviors can be generated automatically using a model-driven engineering approach. |
Year | DOI | Venue |
|---|---|---|
2016 | 10.1109/ASAP.2016.7760801 | 2016 IEEE 27th International Conference on Application-specific Systems, Architectures and Processors (ASAP) |
Keywords | Field | DocType |
system-on-chip,low power,transactional level,simulation,separation of concerns,model-driven engineering | Computer science,Design flow,Real-time computing,Register-transfer level,Low-power electronics,Computer architecture,System on a chip,Parallel computing,Separation of concerns,Integrated circuit design,Power Architecture,Design space exploration,Embedded system | Conference |
ISSN | ISBN | Citations |
1063-6862 | 978-1-5090-1504-7 | 0 |
PageRank | References | Authors |
0.34 | 1 | 5 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Hend Affes | 1 | 0 | 1.01 |
| Amal Ben Ameur | 2 | 0 | 0.34 |
| Michel Auguin | 3 | 238 | 35.10 |
| François Verdier | 4 | 1 | 1.03 |
| Calypso Barnes | 5 | 0 | 0.34 |