Abstract | ||
---|---|---|
Authenticated encryption (AE) algorithms provide both data security and integrity. While a number of AE algorithms exist, they can be inefficient and difficult to use. Recent efforts have focused on the development of secure, efficient and easy to use AE algorithms. MK-3 is one such algorithm, developed through a joint effort between Rochester Institute of Technology (RIT) and Harris Corporation. It uses the duplex construction, which builds on the sponge primitive popularized by Keccak, the SHA-3 competition winner. MK-3 is intended for hardware implementations with a novelty being the use of 16-bit substitution boxes. This paper presents the first fully parallel hardware implementation of MK-3 using Field Programmable Gate Array (FPGA). We also lay the groundwork for future design optimizations. |
Year | Venue | Field |
---|---|---|
2016 | IEEE Military Communications Conference | Data security,Algorithm design,Hardware implementations,Computer science,Algorithm,Disk encryption hardware,Field-programmable gate array,Computer network,Encryption,Authenticated encryption,Embedded system |
DocType | ISSN | Citations |
Conference | 2155-7578 | 0 |
PageRank | References | Authors |
0.34 | 0 | 6 |
Name | Order | Citations | PageRank |
---|---|---|---|
Gordon Werner | 1 | 0 | 0.34 |
Steven Farris | 2 | 0 | 0.34 |
Alan Kaminsky | 3 | 45 | 6.24 |
Michael T. Kurdziel | 4 | 2 | 1.78 |
Marcin Lukowiak | 5 | 38 | 9.16 |
Stanislaw P. Radziszowski | 6 | 108 | 23.90 |