Name
Title | ||
|---|---|---|
Scaling Neural Network Performance through Customized Hardware Architectures on Reconfigurable Logic |
Abstract | ||
|---|---|---|
Convolutional Neural Networks have dramatically improved in recent years, surpassing human accuracy on certain problems and performance exceeding that of traditional computer vision algorithms. While the compute pattern in itself is relatively simple, significant compute and memory challenges remain as CNNs may contain millions of floating-point parameters and require billions of floating-point operations to process a single image. These computational requirements, combined with storage footprints that exceed typical cache sizes, pose a significant performance and power challenge for modern compute architectures. One of the promising opportunities to scale performance and power efficiency is leveraging reduced precision representations for all activations and weights as this allows to scale compute capabilities, reduce weight and feature map buffering requirements as well as energy consumption. While a small reduction in accuracy is encountered, these Quantized Neural Networks have been shown to achieve state-of-the-art accuracy on standard benchmark datasets, such as MNIST, CIFAR-10, SVHN and even ImageNet, and thus provide highly attractive design trade-offs. Current research has focused mainly on the implementation of extreme variants with full binarization of weights and or activations, as well typically smaller input images. Within this paper, we investigate the scalability of dataflow architectures with respect to supporting various precisions for both weights and activations, larger image dimensions, and increasing numbers of feature map channels. Key contributions are a formalized approach to understanding the scalability of the existing hardware architecture with cost models and a performance prediction as a function of the target device size. We provide validating experimental results for an ImageNet classification on a server class platform, namely the AWS F1 node. |
Year | DOI | Venue |
|---|---|---|
2018 | 10.1109/ICCD.2017.73 | 2017 IEEE International Conference on Computer Design (ICCD) |
Keywords | DocType | Volume |
QNN,BNN,DNN,FPGA | Journal | abs/1807.03123 |
ISSN | ISBN | Citations |
1063-6404 | 978-1-5386-2255-1 | 2 |
PageRank | References | Authors |
0.38 | 6 | 7 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Michaela Blott | 1 | 315 | 25.60 |
| Thomas B. PreuBer | 2 | 2 | 0.38 |
| Nicholas J. Fraser | 3 | 177 | 12.85 |
| Giulio Gambardella | 4 | 200 | 13.13 |
| Kenneth O'Brien | 5 | 8 | 1.57 |
| Yaman Umuroglu | 6 | 186 | 10.67 |
| M. Leeser | 7 | 15 | 2.51 |