Name
Abstract | ||
|---|---|---|
Memories are currently a real bottleneck to design high speed and energy-efficient systems-on-chip. A significant increase of the performance gap between processors and memories is observed. On the other hand, an important proportion of total power is spent on memory systems due to the increasing trend of embedding volatile memory into systems-on-chip. For these reasons, STT-MRAM (Spin-Transfer Torque Magnetic Random Access Memory) is seen as a promising alternative solution to traditional SRAM (Static Random Access Memory) thanks to its negligible leakage current, high density, and non-volatility. Nevertheless, the strategy of the same footprint replacement is constrained by the high write energy/latency of STT-MRAM. This paper performs a fine-grained evaluation of the cache organization to propose a hybrid cache memory architecture including both SRAM and STT-MRAM technologies. |
Year | DOI | Venue |
|---|---|---|
2017 | 10.1109/NANOARCH.2017.8053704 | 2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH) |
Keywords | Field | DocType |
memory systems,volatile memory,systems-on-chip,Spin-Transfer Torque Magnetic Random Access Memory,Static Random Access Memory,cache organization,hybrid cache memory architecture,cache performance,SRAM-STT-MRAM hybrid cache implementation | Tag RAM,Cache pollution,CPU cache,Computer science,Parallel computing,Cache-only memory architecture,Universal memory,Cache algorithms,Non-uniform memory access,Cache coloring | Conference |
ISSN | ISBN | Citations |
2327-8218 | 978-1-5090-6038-2 | 0 |
PageRank | References | Authors |
0.34 | 9 | 5 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Odilia Coi | 1 | 1 | 0.71 |
| Guillaume Patrigeon | 2 | 4 | 2.52 |
| Sophiane Senni | 3 | 22 | 6.06 |
| Lionel Torres | 4 | 346 | 53.92 |
| P. Benoit | 5 | 74 | 12.39 |