Name
Abstract | ||
|---|---|---|
The objective of this research is the assessment of circuit design compression strategy carrying a greater number of similar output chains. The proposed method decreases the testing time while keeping lesser area overhead. The decompression technique depends upon constant LFSR diffusion which is utilized as a part of such a route, to the point that it empowers LFSR lockout getting away inside the least amount of clock series. It involves a different scheming of the LFSR de-compressor and the output set timer inputs. The proposed work presents the tetrad state skip decompression adequacy for various LFSR dimensions, examine chain measurements and quantities of similar LFSR data. Our observations depict that it is equipment sparing to utilize an LFSR by skipping individual states as opposed to employing an LFSR deceased along with a stage shifter. In other words, it uses a lesser amount of interior XOR doors, ensures most last partition between sweep chains without presenting any additional postponement on the LFSR outcomes. Exploratory outcomes have demonstrated that the displayed test design decompression on conventional circuits gives an unlimited blame scope and lesser test duration besides the minor equipment overhead is contrasting the forms composed and the assistance of the recent days’ mechanical instruments. |
Year | DOI | Venue |
|---|---|---|
2017 | https://doi.org/10.1007/s10617-017-9196-6 | Design Autom. for Emb. Sys. |
Keywords | Field | DocType |
Circuit design,Compression,Test data,LFSR | Postponement,Digital electronics,Tetrad,Computer science,Parallel computing,Circuit design,Arithmetic,Test design,Test data,Timer,Electronic circuit | Journal |
Volume | Issue | ISSN |
21 | 3-4 | 0929-5585 |
Citations | PageRank | References |
0 | 0.34 | 17 |
Authors | ||
3 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Lokesh Sivanandam | 1 | 0 | 0.34 |
| Oorkavalan Umamaheswari | 2 | 0 | 0.34 |
| Sakthivel Periyasamy | 3 | 3 | 1.15 |