Abstract | ||
---|---|---|
As CMOS scaling approaches the fundamental limits, the search for beyond-CMOS switches has intensified. After more than a decade of research on the “next switches” to replace CMOS, it is generally recognized that CMOS will continue to be the platform technology while beyond-CMOS devices may augment CMOS by improving performance, efficiency, or functionality via their unique characteristics. Cooptimization of these devices with novel architecture designs will be essential for achieving optimal system performance and efficiency. This learning has guided beyond-CMOS research toward system-oriented directions built upon device-architecture cooptimization. |
Year | DOI | Venue |
---|---|---|
2017 | 10.1109/ASICON.2017.8252430 | 2017 IEEE 12th International Conference on ASIC (ASICON) |
Keywords | Field | DocType |
device-architecture cooptimization,energy-efficient computing,beyond-CMOS switches,beyond-CMOS devices | Architecture,Computer science,Field-effect transistor,Efficient energy use,CMOS,Electronic engineering,Cmos scaling,Photonics | Conference |
ISSN | ISBN | Citations |
2162-7541 | 978-1-5090-6626-1 | 0 |
PageRank | References | Authors |
0.34 | 0 | 1 |