Abstract | ||
---|---|---|
Following the advances in technology scaling, graphics processing units (GPUs) incorporate an increasing amount of computing resources and it becomes difficult for a single GPU kernel to fully utilize the vast GPU resources. One solution to improve resource utilization is concurrent kernel execution (CKE). Early CKE mainly targets the leftover resources. However, it fails to optimize the resource utilization and does not provide fairness among concurrent kernels. Spatial multitasking assigns a subset of streaming multiprocessors (SMs) to each kernel. Although achieving better fairness, the resource underutilization within an SM is not addressed. Thus, intra-SM sharing has been proposed to issue thread blocks from different kernels to each SM. However, as shown in this study, the overall performance may be undermined in the intra-SM sharing schemes due to the severe interference among kernels. Specifically, as concurrent kernels share the memory subsystem, one kernel, even as computing-intensive, may starve from not being able to issue memory instructions in time. Besides, severe L1 D-cache thrashing and memory pipeline stalls caused by one kernel, especially a memory-intensive one, will impact other kernels, further hurting the overall performance. In this study, we investigate various approaches to overcome the aforementioned problems exposed in intra-SM sharing. We first highlight that cache partitioning techniques proposed for CPUs are not effective for GPUs. Then we propose two approaches to reduce memory pipeline stalls. The first is to balance memory accesses of concurrent kernels. The second is to limit the number of inflight memory instructions issued from individual kernels. Our evaluation shows that the proposed schemes significantly improve the weighted speedup of two state-of-the-art intra-SM sharing schemes, Warped-Slicer and SMK, by 24.6% and 27.2% on average, respectively, with lightweight hardware overhead. |
Year | DOI | Venue |
---|---|---|
2018 | 10.1109/HPCA.2018.00027 | 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA) |
Keywords | Field | DocType |
GPU,Resource Utilization,Concurrent Kernel Execution,Interference,Memory Pipeline Stall,Memory Subsystem | Resource management,Cache,Instruction set,Computer science,Parallel computing,Thrashing,Thread (computing),Human multitasking,Benchmark (computing),Speedup | Conference |
ISSN | ISBN | Citations |
1530-0897 | 978-1-5386-3660-2 | 4 |
PageRank | References | Authors |
0.37 | 0 | 7 |
Name | Order | Citations | PageRank |
---|---|---|---|
Hongwen Dai | 1 | 28 | 3.14 |
Zhen Lin | 2 | 35 | 4.21 |
Chao Li | 3 | 132 | 6.04 |
Chen Zhao | 4 | 4 | 0.37 |
Fei Wang | 5 | 55 | 13.07 |
Nanning Zheng | 6 | 3975 | 329.18 |
Huiyang Zhou | 7 | 994 | 63.26 |