Paper Info
Title
Design of Low-Power High-Performance FinFET Standard Cells
Abstract
With the leakage power becoming a most important concern in deep sub-micron designs, the advent of FinFET offers promising options due to its superior electrical properties and design flexibility. To support the VLSI digital system design flow based on the standard cells in FinFET, the building method of optimized FinFET standard cells is proposed. This method is derived on the basis of jointly optimizing the back-gate voltages and the width to length ratio of the transistors in the stacked structure in each standard cell under the premise of maintaining the performance. By employing this design method, optimized standard cells are generated and form a low-power high-performance standard cell library. Simulation results of the standard cells designed with our proposed method demonstrate that the leakage power can be reduced by a factor of 47.99 at most while the worst-case delay can achieve a maximum reduction of 10.17%. Monte Carlo simulation results illustrate that the optimized cells can gain more dependability to process variations and environmental changes. The 16-bit ripple carry adder implemented with this optimized FinFET library can obtain a maximum leakage power reduction of 59.6% and a worst-case delay reduction of 21.8%. © 2017, Springer Science+Business Media, LLC.
Year
DOI
Venue
2018
10.1007/s00034-017-0646-y
Circuits, Systems, and Signal Processing
Keywords
Field
DocType
VLSI,FinFET,Standard cell,Stacking,Back-gate biasing,Width to length ratio
Monte Carlo method,Dependability,Adder,Voltage,Systems design,Electronic engineering,Standard cell,Transistor,Very-large-scale integration,Mathematics
Journal
Volume
Issue
ISSN
37
5
0278081X
Citations 
PageRank 
References 
0
0.34
8
Authors
6
Name
Order
Citations
PageRank
Wang Tian11715.16
Cui Xiaole22115.35
Cui Xiaole32115.35
Kai Liao4342.86
Nan Liao5354.56
Dunshan Yu64412.56