Name
Title | ||
|---|---|---|
BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing |
Abstract | ||
|---|---|---|
Matrix-matrix multiplication is a key computational kernel for numerous applications in science and engineering, with ample parallelism and data locality that lends itself well to high-performance implementations. Many matrix multiplication-dependent applications can use reduced-precision integer or fixed-point representations to increase their performance and energy efficiency while still offering adequate quality of results. However, precision requirements may vary between different application phases or depend on input data, rendering constant-precision solutions ineffective. We present BISMO, a vectorized bit-serial matrix multiplication overlay for reconfigurable computing. BISMO utilizes the excellent binary-operation performance of FPGAs to offer a matrix multiplication performance that scales with required precision and parallelism. We characterize the resource usage and performance of BISMO across a range of parameters to build a hardware cost model, and demonstrate a peak performance of 6.5 TOPS on the Xilinx PYNQ-Z1 board. |
Year | DOI | Venue |
|---|---|---|
2018 | 10.1109/FPL.2018.00059 | 2018 28th International Conference on Field Programmable Logic and Applications (FPL) |
Keywords | DocType | Volume |
matrix multiplication,reduced precision,FPGA,overlay,bit serial,binary matrix | Conference | abs/1806.08862 |
ISSN | ISBN | Citations |
1946-147X | 978-1-5386-8518-1 | 11 |
PageRank | References | Authors |
0.91 | 6 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Yaman Umuroglu | 1 | 186 | 10.67 |
| Lahiru Rasnayake | 2 | 11 | 0.91 |
| Magnus Sjalander | 3 | 198 | 24.73 |