Title
False history filtering for reducing hardware overhead of FPGA-based LZ77 compressor.
Abstract
Compression reduces the size of data by replacing original data with shorter bits of code or eliminating unnecessary data, thereby reducing the cost of storing and transmitting data. To reduce CPU load caused by compression, there are many cases where compression is accelerated through parallelization on additional hardware. The higher degree of parallelism leads to a higher processing bandwidth of hardware. However, it also causes a significant increase in hardware resource cost. In this paper, we propose a false history filtering technique that is used by a parallel hardware accelerator to avoid excessive hardware resource cost. This technique detects unnecessary string comparison operations that generate meaningless or unused results. The parallel hardware accelerator with false history filtering has no performance degradation even if the hardware uses less parallelized modules. Experimental results showed that the hardware LZ77 compressor with false history filtering reduces hardware usage by 5.18-18.35% without performance degradation.
Year
DOI
Venue
2018
10.1016/j.sysarc.2018.06.001
Journal of Systems Architecture
Keywords
Field
DocType
Data compression,Data preprocessing,Programmable logic devices
Degree of parallelism,Computer science,Filter (signal processing),Field-programmable gate array,Bandwidth (signal processing),Gas compressor,Hardware acceleration,Cpu load,Computer hardware
Journal
Volume
ISSN
Citations 
88
1383-7621
0
PageRank 
References 
Authors
0.34
12
3
Name
Order
Citations
PageRank
Seungdo Choi101.35
Youngil Kim201.69
Yong Ho Song301.35