Name
Abstract | ||
|---|---|---|
A direction of arrival (DOA) estimator based on sparse Bayesian learning (SBL) is implemented as a fixed-point arithmetic prototype for an FPGA platform. The prototype is developed from a known algorithm mainly using high-level synthesis with C++ based model specifications. The specialized equations of the algorithm are reduced to arithmetic operations considering the signal flow within the iterative structure. Cholesky factorization is used to solve the matrix inverse problem. Scheduling of each module is done as soon as possible to make use of the parallel FPGA architecture. Different fixed-point word length assumptions are explained and implementation results are shown in terms of resources and latency. Finally, a representative DOA source scenario is simulated and tested with the implemented prototype hardware in the loop. The comparison with a floating-point reference implementation is found to have good agreement with the fixed-point implementation. |
Year | Venue | Field |
|---|---|---|
2018 | SSP | Array processing,Bayesian inference,Computer science,Direction of arrival,High-level synthesis,Field-programmable gate array,Algorithm,Reference implementation,Hardware-in-the-loop simulation,Cholesky decomposition |
DocType | Citations | PageRank |
Conference | 0 | 0.34 |
References | Authors | |
0 | 3 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Herbert Groll | 1 | 0 | 0.68 |
| Christoph F. Mecklenbräuker | 2 | 387 | 56.31 |
| Peter Gerstoft | 3 | 86 | 22.34 |