Title | ||
---|---|---|
A 0.85v, 4.9 Ppm/Degrees C Inherent Temperature Compensated Voltage Reference With-82 Db Psrr |
Abstract | ||
---|---|---|
A novel high PSRR and inherent temperature compensated CMOS voltage reference is present. A resistorless self-biased current source (RLSBCS) is proposed, formed by a gate-source voltage division (GSVD) structure, to achieve a temperature compensated proportional threshold-voltage difference. Meanwhile, a self-cascode structure is adopted to further cancel the residual negative temperature dependence of proposed threshold-voltage difference. Besides, feedback and self-bias techniques are introduced to enhance PSRR. The temperature coefficient is 4.9 ppm/degrees C in the temperature range of -25 degrees C to 75 degrees C and PSRR at DC is -82 dB with a power consumption of 9.8 nW. |
Year | DOI | Venue |
---|---|---|
2018 | 10.1587/elex.15.20180957 | IEICE ELECTRONICS EXPRESS |
Keywords | Field | DocType |
CMOS voltage reference, low power, high PSRR, low TC | Computer science,Voltage reference,Electronic engineering,Power supply rejection ratio,Cmos voltage reference,Electrical engineering | Journal |
Volume | Issue | ISSN |
15 | 22 | 1349-2543 |
Citations | PageRank | References |
0 | 0.34 | 3 |
Authors | ||
6 |
Name | Order | Citations | PageRank |
---|---|---|---|
Ze-kun Zhou | 1 | 106 | 16.77 |
Wang Shi | 2 | 0 | 0.68 |
Yan-dong Yuan | 3 | 0 | 0.34 |
Yue Shi | 4 | 54 | 9.46 |
Bo Zhang | 5 | 328 | 42.62 |
Qing Hua | 6 | 0 | 1.35 |