Name
Title | ||
|---|---|---|
Improving Memory Traffic by Assembly-Level Exploitation of Reuses for Vector Registers |
Abstract | ||
|---|---|---|
In this paper, we propose a compilation scheme to analyze and exploit the implicit reuses of vector register data. According to the reuse analysis, we present a translation strategy that translates the vectorized loops into assembly vector codes with exploitation of vector reuses. Experimental results show that our compilation technique can improve the execution time and traffic between shared memory and vector registers. Techniques discussed here are simple, systematic, and easy to be implemented in the conventional vector compilers or translators to enhance the data locality of vector registers. |
Year | DOI | Venue |
|---|---|---|
2000 | 10.1023/A:1008134522009 | The Journal of Supercomputing |
Keywords | Field | DocType |
data dependence,vector register,partial reuse,vector compilers,reuse distance,vectorization,supercomputer | Locality,Shared memory,Supercomputer,Computer science,Reuse,Parallel computing,Vectorization (mathematics),Exploit,Compiler,Execution time | Journal |
Volume | Issue | ISSN |
17 | 2 | 1573-0484 |
Citations | PageRank | References |
1 | 0.43 | 10 |
Authors | ||
3 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| chihyung chang | 1 | 25 | 10.85 |
| Tzung-shi Chen | 2 | 562 | 47.08 |
| Jang-Ping Sheu | 3 | 4173 | 451.70 |