Name
Title | ||
|---|---|---|
High-Speed CORDIC Based on an Overlapped Architecture and a Novel sigma-Prediction Method |
Abstract | ||
|---|---|---|
This paper presents architectural and algorithmic approaches for achieving high-speed CORDIC processing in both of the two operating modes: vectoring and rotation. For vectoring mode CORDIC processing, a modified architecture is proposed, which aims at reduction of computation time by overlapping the stages for redundant addition and selection of rotation direction. In addition, a novel rotation direction prediction scheme for rotation mode CORDIC is presented. The method is based on approximation of the binary angle input to a number with the arctangent weights (tan−1 2−i). The implementation is designed to keep the fast timing characteristics of redundant arithmetic in the x/y path of the CORDIC processing. The characteristics are analyzed with respect to latency time and area, and compared with those obtained by conventional CORDIC implementations. The results show that the proposed techniques reduce not only the block latency but also the overall computation time. Thus, they achieve higher throughput in pipelining. |
Year | DOI | Venue |
|---|---|---|
2000 | 10.1023/A:1008123124150 | Journal of VLSI signal processing systems for signal, image and video technology |
Keywords | DocType | Volume |
Rotation Direction, Full Adder, CORDIC Algorithm, Binary Weight, CORDIC Iteration | Journal | 25 |
Issue | ISSN | Citations |
2 | 0922-5773 | 5 |
PageRank | References | Authors |
0.59 | 0 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Jae-Hyuck Kwak | 1 | 24 | 4.70 |
| Jae hun Choi | 2 | 7 | 1.68 |
| Earl E. Swartzlander, Jr. | 3 | 946 | 181.88 |