Name
Abstract | ||
|---|---|---|
Computer systems usually rely on hardware counters and software instrumentation to acquire performance information about the cache access behavior. These approaches either provide only limited data or are restricted in their applicability. This paper introduces a novel approach based on a hardware cache monitoring facility that exhibits both the details of traditional software mechanisms and the low–overhead of hardware counters. More specially, the cache monitor can be combined with any location of the memory hierarchy and present a detailed view of the complete memory access behavior of applications. The monitoring concept has been verified using a multiprocessor simulator. Initial experimental results show its feasibility in terms of hardware design and functionality with respect to providing comprehensive performance data. |
Year | DOI | Venue |
|---|---|---|
2005 | 10.1007/11535294_29 | PACT |
Keywords | Field | DocType |
monitoring concept,limited data,cache access behavior,comprehensive cache inspection,hardware monitor,hardware design,complete memory access behavior,hardware counter,memory hierarchy,hardware cache monitoring facility,comprehensive performance data,cache monitor | Instrumentation (computer programming),Memory hierarchy,Hardware compatibility list,CPU cache,Cache,Computer science,Cache algorithms,Cache coloring,Computer hardware,Hardware architecture,Embedded system | Conference |
Volume | ISSN | ISBN |
3606 | 0302-9743 | 3-540-28126-6 |
Citations | PageRank | References |
0 | 0.34 | 9 |
Authors | ||
5 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Jie Tao | 1 | 28 | 3.48 |
| Jürgen Jeitner | 2 | 28 | 2.76 |
| Carsten Trinitis | 3 | 151 | 29.80 |
| Wolfgang Karl | 4 | 61 | 9.33 |
| Josef Weidendorfer | 5 | 115 | 17.98 |