Name
Title | ||
|---|---|---|
Single Event Transient Propagation Probabilities Analysis for Nanometer CMOS Circuits. |
Abstract | ||
|---|---|---|
As the feature size of CMOS transistors scales down, Single Event Transient (SET) has been an important consideration in designing modern radiation tolerant circuits because it may cause some failures in the circuit outputs. Many researches have been done in analyzing the impact of SET on nanometer CMOS circuits. However, it is difficult to consider numerous factors such as three fault masking effects, consecutive cycles, signal correlations and so on. In this paper, we have presented a new approach for analyzing the propagation probabilities of SET in logic circuits. All three fault masking effects have been considered uniformly and SET Propagation Probabilities Matrices (SPPMs) have been used to represent the SET Propagation Probabilities (SPPs) in current clock cycle. Based on the matrix union operations which we have defined, the SPPs in consecutive cycles can be calculated accurately and efficiently. Experimental results on ISCAS’89 benchmark circuits show that our approach is practicable. |
Year | DOI | Venue |
|---|---|---|
2019 | 10.1007/s10836-019-05791-2 | Journal of Electronic Testing |
Keywords | Field | DocType |
Single event transient (SET), Propagation probability matrix, Masking effect, Matrix union operation, Logic circuits | Nanometer cmos,Logic gate,Masking (art),Computer science,Matrix (mathematics),Electronic engineering,CMOS,Cycles per instruction,Transistor,Electronic circuit | Journal |
Volume | Issue | ISSN |
35 | 2 | 0923-8174 |
Citations | PageRank | References |
4 | 0.43 | 0 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Shuo Cai | 1 | 21 | 5.90 |
| Weizheng Wang | 2 | 26 | 8.16 |
| Fei Yu | 3 | 27 | 7.41 |
| Binyong He | 4 | 7 | 1.51 |